For two-dimensional scintillation detectors based on position-sensitive photomultipliers a new PCI or cPCI unit has been developed. It aims at a fast signal and data processing by usage of advanced technologies like Digital Signal Processors and Field Programmable Gate Arrays. Main features of this design are described in the paper. Digital test measurements have been carried out showing that the choosen design complies with the requirements of nuclear pulse processing for such applications.
I. INTRODUCTION
Two dimensional detectors with position-sensitive photomultipliers are described in [I] , [2] , and [3] . Such detectors are useful in gamma scintigraphy and in neutron scattering experiments. The detector size of 1 OOmm diameter and the obtainable spatial resolution of about 1.5" with a 6Li-glass scintillator are adequate in high resolution diffraction and reflection experiments ([4] , [5] and [ 6 ] ) . Furthermore, if the detector is equipped with a CsJ scintillator and lead collimator an spatial resolution of 2mm for l4OkeV gammas is achieved, which is sufficient for the use in clinical tests of thyroid scintigraphy. The pulse handling for these detector systems is usually done by an analog based pulse and data processing, which require a slow separate timing circuit for digitizing the maximum signal.
In order to reduce the electronical dead time of such systems, a new data acquisition board, the so called Universal Digital signal processor Data Acquisition board (UniDAQ) has been developed. This one slot board includes all the temporary information of the detector signals and allows for a complete pulse shape discrimination, e.g. to distinguish between a gamma and a neutron pulse. In our main application only the maximum value of the shaped pulse is determined from this temporary information. It is further processed in a pulse height discrimination with presetted discriminator levels. Then, the resulting digital information can be used in MultiChannel-Analyzer (MCA) applications and for position-sensitive particle detection. In the following sections we describe the layout of UniDAQ and its use in combination with a position-sensitive photomultiplier (PMT) from Hamamatsu (R3292).
DATA ACQUISITION BOARD
The UniDAQ board contains a Digital Signal processor (DSP), a Field Programmable Gate Array (FPGA) and four main amplifiers, which are equipped with free running ADCs. As DSP and FPGA are programmable components a large field of specific application may be covered by this board. Furthermore it may be either equipped with a standard PCI or a compact PCI (cPCI) interface connector, which allows its use in a normal PC as well as in a industrial 19" crate The four free running ADCs generate a stream of data with a rate of 40 ADCs 12bit words per ps. This data stream is analyzed by the FPGA to obtain the pulse maxima. The condition for a local maximum is that the actual word sum is smaller than the previous and the consecutive word sum, provided the values exceed the lower level discriminsor. Because of integration and differentiation of the analog PUIS& it is sufficient to determine only their maximum and not the integral under the digitized pulses, which would take much more time. As a final result of this pulse processing, four ADC words are obtained, which are close to the local maximum. This maximum search is completed within one ADC cycle. position values Q, and Q,,. These discriminator values are determined in a calibration mode, where the detector is a homogeneous radiation field. This calibration, s to position dependent discriminator levels is because of the well known inhomogeneity of athode sensitivity. In case that the sum fits between the iminator values, the final step is to increment the memory hich is addressed by the position of Qx and Qy. The sing time for these steps in the DSP is less than 2ps.
In order to operate the board under Windows NT a device was developed. The driver serves as a hardware erface .to -32-bit-applications and provides ctions like allocating memory, reading data, etc.. This set of operations represents a base for most applications and can easily be extended. The driver may be either statically or dynamically loaded.
ADCl -ADC2 ( I ) = ADCl + ADC2 (2) = ADC3 + ADC4
ADC3 -ADC4
Apart from some offset values, Q, and Qy represent directly storage address of the current event. This calculation takes less than 1 ps.
The four ADC maxima words and the Q, and Qy words are than transferred to the DSP (Texas Instruments C6701) module. Then, the sum pulse
is compared with upper and lower discriminator levels which are stored in a look up table on board indexed by the
W E N M E N T A L RESULTS
Tests of the board prototype have been performed by putting analog signals to the four main amplifiers. At first, different pulse shapes have been observed, which are due to tolerances of the used electronic components. Because the position reconstruction strongly depends on equal pulse shapes, a digital stretcher has been implemented into the FPGA. Thus, when the maxima of the individual channels are reached, they are stored in order to obtain the maximum sum value. This which leads to better position determination according to equation (1) and (2).
Furthermore there was also considerable frequency noise in the range of lOmV on the sampled signals. It was caused by the DSP and FPGA clocks due to the compact board size. Although most of this noise is ineffective because of synchronized digitalization, further analog filtering shall be considered in a redesign. In addition also operational
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amplifiers with improved parameters (gain bandwidth, low noise, low power) should be used there.
A relative electronic resolution of 2 in 256 chanhels has been obtained. This corresponds to an electronic contrilption to the spatial resolution for a 5" position-sensitive PI\;IPI:pf 1 mm [7] . This electronic contributions must be reduced si&% a spatial resolution of 2mm was obtained with a 'Li gla& scintillator and Imm with a LiGd borate scintillator.
Also the position reconstruction has been tested with 
VI. CONCLUSIONS
The design of a new data acquisition board for MCA and position-sensitive PMTs applications has been presented. It uses advanced FPGA and DSP technologies for pulse prpcessing which leads to short overall deadtimes of less than 3ps in contrast to more than lops for the commonly used analog methods. Feasibility tests have been performed with a prototype board showing that the analog branch has to be improved. The tolerances of the used electronical components spoil the achievable board resolution, which has to be considered for the final design.
